Altera cyclone V Technical Reference page 1463

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

17-248
MMC_Transmit_Interrupt
Bit
5
tx65t127octgbfis
4
tx64octgbfis
3
txmcgfis
2
txbcgfis
1
txgbfrmis
Altera Corporation
Name
This bit is set when the tx65to127octets_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the tx64octets_gb counter reaches
half of the maximum value or the maximum value.
Value
0x0
0x1
This bit is set when the txmulticastframes_g counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the txbroadcastframes_g counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
This bit is set when the txframecount_gb counter
reaches half of the maximum value or the maximum
value.
Value
0x0
0x1
Description
Description
tx65to127octets_gb < half max
tx65to127octets_gb >= half max
Description
tx64octets_gb < half max
tx64octets_gb >= half max
Description
txmulticastframes_g < half max
txmulticastframes_g >= half max
Description
txbroadcastframes_g < half max
txbroadcastframes_g >= half max
Description
txframecount_gb < half max
txframecount_gb >= half max
2016.10.28
Access
Reset
RO
0x0
RO
0x0
RO
0x0
RO
0x0
RO
0x0
Ethernet Media Access Controller
Send Feedback
cv_5v4

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents