Altera cyclone V Technical Reference page 1566

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

cv_5v4
2016.10.28
Bit
15:11
l3hdbm3
10:6
l3hsbm3
5
l3daim3
4
l3dam3
3
l3saim3
Ethernet Media Access Controller
Send Feedback
Name
Layer 3 IP DA Higher Bits Match IPv4 Frames: This
field contains the number of higher bits of IP Destina‐
tion Address that are matched in the IPv4 frames. The
following list describes the values of this field: * 0: No
bits are masked. * 1: LSb[0] is masked. * 2: Two LSbs
[1:0] are masked. * ... * 31: All bits except MSb are
masked. IPv6 Frames: Bits [12:11] of this field
correspond to Bits [6:5] of L3HSBM3, which indicate
the number of lower bits of IP Source or Destination
Address that are masked in the IPv6 frames. The
following list describes the concatenated values of the
L3HDBM3[1:0] and L3HSBM3 bits: * 0: No bits are
masked. * 1: LSb[0] is masked. * 2: Two LSbs [1:0] are
masked. * ... * 127: All bits except MSb are masked.
This field is valid and applicable only if L3DAM3 or
L3SAM3 is set high.
IPv4 Frames: This field contains the number of lower
bits of IP Source Address that are masked for
matching in the IPv4 frames. The following list
describes the values of this field: * 0: No bits are
masked. * 1: LSb[0] is masked. * 2: Two LSbs [1:0] are
masked. * ... * 31: All bits except MSb are masked.
IPv6 Frames: This field contains Bits [4:0] of the field
that indicates the number of higher bits of IP Source
or Destination Address matched in the IPv6 frames.
This field is valid and applicable only if L3DAM3 or
L3SAM3 is set high.
When set, this bit indicates that the Layer 3 IP
Destination Address field is enabled for inverse
matching. When reset, this bit indicates that the Layer
3 IP Destination Address field is enabled for perfect
matching. This bit is valid and applicable only when
Bit 4 (L3DAM3) is set high.
When set, this bit indicates that Layer 3 IP Destina‐
tion Address field is enabled for matching. When
reset, the MAC ignores the Layer 3 IP Destination
Address field for matching. Note: When Bit 0
(L3PEN3) is set, you should set either this bit or Bit 2
(L3SAM3) because either IPv6 DA or SA can be
checked for filtering.
When set, this bit indicates that the Layer 3 IP Source
Address field is enabled for inverse matching. When
reset, this bit indicates that the Layer 3 IP Source
Address field is enabled for perfect matching. This bit
is valid and applicable only when Bit 2 (L3SAM3) is
set high.
Description
17-351
L3_L4_Control3
Access
Reset
RW
0x0
RW
0x0
RW
0x0
RW
0x0
RW
0x0
Altera Corporation

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents