Interrupt Mask Register ......................................................................................................................... 48–13

Offset Register ....................................................................................................................................... 48–14

Status Register ....................................................................................................................................... 48–15

Temperature Value Register ................................................................................................................... 48–16

Harmonic Analysis Engine (HAE)

HAE Features............................................................................................................................................... 49–1

HAE Functional Description ....................................................................................................................... 49–2

ADSP-SC58x HAE Register List .............................................................................................................. 49–2

ADSP-SC58x HAE Interrupt List ........................................................................................................... 49–3

ADSP-SC58x HAE Trigger List................................................................................................................ 49–3

ADSP-SC58x HAE DMA Channel List ................................................................................................... 49–4

HAE Block Diagram................................................................................................................................. 49–4

HAE Architectural Concepts .................................................................................................................... 49–4

Harmonic Engine .................................................................................................................................. 49–4

Harmonic Analyzer ............................................................................................................................... 49–5

Data Transfer Module ........................................................................................................................... 49–7

Results Memory .................................................................................................................................... 49–9

HAE Results Upper Byte ID .............................................................................................................. 49–9

HAE Result Ranges and Formats ..................................................................................................... 49–10

HAE Operating Modes .............................................................................................................................. 49–11

HAE Data Transfer Modes ..................................................................................................................... 49–11

HAE Event Control ................................................................................................................................... 49–11

HAE Interrupt Signals............................................................................................................................ 49–11

HAE Status and Error Signals................................................................................................................. 49–11

HAE Programming Model......................................................................................................................... 49–12

HAE Programming Concepts ................................................................................................................. 49–13

Theory of Operation ........................................................................................................................... 49–13

Initialization........................................................................................................................................ 49–14

Harmonic Calculations........................................................................................................................ 49–15

Configuring Harmonic Calculations Update Rate ............................................................................... 49–16

ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference

xcix

Table of Contents