Analog Devices ADSP-SC58 Series Hardware Reference Manual page 869

Sharc+ processor
Table of Contents

Advertisement

EPPI Status, Error, and Interrupt Signals
When the
EPPI_FRAME
reported.
Both errors generate an error interrupt. Perform a W1C operation to clear the interrupts at their respective locations
in the status register.
A premature frame sync results in a frame track under run error. But, the error is logged (register bit set) only after
the subsequent blanking period (if any) elapses.
Preamble Error Not Corrected Error
The EPPI supports data embedded frame syncs in ITU and SMPTE formats. In these formats, the module can re-
ceive an erroneous preamble which is not correctable. The EPPI_STAT.ERRNCOR error signals when this event
occurs.
EPPI Programming Model
The following sections describe programming techniques, including receiving or transmitting ITU-R 656 frames;
configuring transfers in GP0, GP1, GP2, and GP3 modes; and managing EPPI mode configurations.
Receiving ITU-R 656 Frames
The EPPI supports the reception of ITU-R 656 compliant frames.
1. Configure the EPPI to receive either full ITU-R 656 frame, active video, or blanking information by configur-
ing the EPPI_CTL.XFRTYPE bits.
2. In both active video mode and in VBI (vertical blanking information) mode, specify the number of total (active
plus vertical blanking) lines per frame in the
horizontal blanking plus 8) samples per line in the
3. Configure DMA descriptors to move the data to memory.
4. Enable DMA.
5. Enable the EPPI.
6. To program the EPPI in internal clock mode, follow the procedure above with the EPPI_CTL.ICLKGEN bit
=0. After enabling the EPPI, add a delay of 200 SCLK1_0 cycles (worst case) to ensure the EPPI FIFO be-
comes full. Then switch to internal clock mode by setting the EPPI_CTL.ICLKGEN bit =1.
Depending on the EPPI configuration, either the full ITU-R 656 frame is moved to memory or only the active
video or only the blanking information.
Transmitting ITU-R 656 Frames in GP Transmit Modes
The EPPI can take active video from memory and generate the proper preambles and blanking information to pro-
duce valid ITU-R 656 video frames for transmission.
18–30
counter is running and a frame sync is detected, then an EPPI_STAT.FTERRUNDR is
EPPI_FRAME
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
register. Specify the number of total (active plus
EPPI_LINE
register.

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents