Table of Contents
Advertisement
Shared Peripheral Interrupt Active Register
The
GICDST_SPI_ACTIVE[n]
VALUE[31:16] (R/W)
Active Bits
Figure 7-65: GICDST_SPI_ACTIVE[n] Register Diagram
Table 7-68: GICDST_SPI_ACTIVE[n] Register Fields
Bit No.
(Access)
31:0
VALUE
(R/W)
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
register provides an active bit for each interrupt supported by the GIC.
15
0
VALUE[15:0] (R/W)
Active Bits
31
0
Bit Name
Active Bits.
The GICDST_SPI_ACTIVE[n].VALUE bit field contains an Active bit for each
interrupt supported by the GIC. Reading an active bit identifies whether the corre-
sponding interrupt is active (=1) or not active (=0).
14
13
12
11
10
9
8
7
0
0
0
0
0
0
0
0
30
29
28
27
26
25
24
23
0
0
0
0
0
0
0
0
Description/Enumeration
ADSP-SC58x GICDST Register Descriptions
6
5
4
3
2
1
0
0
0
0
0
0
0
0
22
21
20
19
18
17
16
0
0
0
0
0
0
0
7–99
Advertisement
Table of Contents
