Table of Contents
Advertisement
PX15 (R/W)
Port x Bit 15 Direction
PX14 (R/W)
Port x Bit 14 Direction
PX13 (R/W)
Port x Bit 13 Direction
PX12 (R/W)
Port x Bit 12 Direction
PX11 (R/W)
Port x Bit 11 Direction
PX10 (R/W)
Port x Bit 10 Direction
PX9 (R/W)
Port x Bit 9 Direction
PX8 (R/W)
Port x Bit 8 Direction
Figure 14-11: PORT_DIR Register Diagram
Table 14-12: PORT_DIR Register Fields
Bit No.
(Access)
15
PX15
(R/W)
14
PX14
(R/W)
13
PX13
(R/W)
12
PX12
(R/W)
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
15
14
13
12
11
10
0
0
0
0
0
0
31
30
29
28
27
26
0
0
0
0
0
0
Bit Name
Port x Bit 15 Direction.
Port x Bit 14 Direction.
Port x Bit 13 Direction.
Port x Bit 12 Direction.
9
8
7
6
5
4
3
2
0
0
0
0
0
0
0
0
25
24
23
22
21
20
19
18
0
0
0
0
0
0
0
0
Description/Enumeration
0 Input mode. The output driver is disabled.
1 Output mode. The output driver is enabled.
0 Input mode. The output driver is disabled.
1 Output mode. The output driver is enabled.
0 Input mode. The output driver is disabled.
1 Output mode. The output driver is enabled.
0 Input mode. The output driver is disabled.
1 Output mode. The output driver is enabled.
ADSP-SC58x PORT Register Descriptions
1
0
0
0
PX0 (R/W)
Port x Bit 0 Direction
PX1 (R/W)
Port x Bit 1 Direction
PX2 (R/W)
Port x Bit 2 Direction
PX3 (R/W)
Port x Bit 3 Direction
PX4 (R/W)
Port x Bit 4 Direction
PX5 (R/W)
Port x Bit 5 Direction
PX6 (R/W)
Port x Bit 6 Direction
PX7 (R/W)
Port x Bit 7 Direction
17
16
0
0
14–29
Advertisement
Table of Contents
