Analog Devices ADSP-SC58 Series Hardware Reference Manual page 39

Sharc+ processor
Table of Contents

Advertisement

Programmable Warning Limits ........................................................................................................... 25–20
Error Handling.................................................................................................................................... 25–20
Error Frames ....................................................................................................................................... 25–21
Error Levels ......................................................................................................................................... 25–22
CAN Debug and Test Modes.................................................................................................................. 25–23
ADSP-SC58x CAN Register Descriptions ................................................................................................ 25–25
Abort Acknowledge 1 Register ............................................................................................................... 25–28
Abort Acknowledge 2 Register ............................................................................................................... 25–29
Acceptance Mask (H) Register ............................................................................................................... 25–30
Acceptance Mask (L) Register ................................................................................................................ 25–31
Error Counter Register .......................................................................................................................... 25–32
Clock Register ....................................................................................................................................... 25–33
CAN Master Control Register ............................................................................................................... 25–34
Debug Register ...................................................................................................................................... 25–36
Error Status Register .............................................................................................................................. 25–38
Error Counter Warning Level Register ................................................................................................... 25–40
Global CAN Interrupt Flag Register ...................................................................................................... 25–41
Global CAN Interrupt Mask Register .................................................................................................... 25–44
Global CAN Interrupt Status Register ................................................................................................... 25–46
Interrupt Pending Register .................................................................................................................... 25–49
Mailbox Interrupt Mask 1 Register ........................................................................................................ 25–51
Mailbox Interrupt Mask 2 Register ........................................................................................................ 25–52
Mailbox Receive Interrupt Flag 1 Register ............................................................................................. 25–53
Mailbox Receive Interrupt Flag 2 Register ............................................................................................. 25–54
Temporary Mailbox Disable Register ..................................................................................................... 25–55
Mailbox Transmit Interrupt Flag 1 Register ........................................................................................... 25–56
Mailbox Transmit Interrupt Flag 2 Register ........................................................................................... 25–57
Mailbox Word 0 Register ....................................................................................................................... 25–58
Mailbox Word 1 Register ....................................................................................................................... 25–59
Mailbox Word 2 Register ....................................................................................................................... 25–60
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
xxxix

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents