Analog Devices ADSP-SC58 Series Hardware Reference Manual page 559

Sharc+ processor
Table of Contents

Advertisement

Region n Address Register
The
SMPU_RADDR[n]
Figure 13-9: SMPU_RADDR[n] Register Diagram
Table 13-13: SMPU_RADDR[n] Register Fields
Bit No.
(Access)
31:12
BADDR
(R/W)
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
register is used to define the base address for a memory region to be protected.
15
0
BADDR[3:0] (R/W)
Region n Base Address 20 Most Significant
Bits
31
0
BADDR[19:4] (R/W)
Region n Base Address 20 Most Significant
Bits
Bit Name
Region n Base Address 20 Most Significant Bits.
The SMPU_RADDR[n].BADDR bit field defines the base address for a memory re-
gion to be protected.
14
13
12
11
10
9
8
7
0
0
0
0
0
0
0
0
30
29
28
27
26
25
24
23
0
0
0
0
0
0
0
0
Description/Enumeration
ADSP-SC58x SMPU Register Descriptions
6
5
4
3
2
1
0
0
0
0
0
0
0
0
22
21
20
19
18
17
16
0
0
0
0
0
0
0
13–23

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents