Analog Devices ADSP-SC58 Series Hardware Reference Manual page 572

Sharc+ processor
Table of Contents

Advertisement

ADSP-SC58x SMPU Register Descriptions
Table 13-22: SMPU_STAT Register Fields (Continued)
Bit No.
(Access)
2
BERR
(R/W1C)
1
IOVR
(R/W1C)
0
IRQ
(R/W1C)
13–36
Bit Name
Bus Error.
This SMPU_STAT.BERR bit indicates if a bus error was generated.
Interrupt Overrun.
The SMPU_STAT.IOVR bit indicates if another violation occurred while the previ-
ous violation interrupt was not finished being serviced. Information about the most re-
cent violation is then not captured.
Interrupt Request.
The SMPU_STAT.IRQ bit provides an indication that an interrupt has been generat-
ed.
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
Description/Enumeration
0 No Bus Error since this bit has been cleared
1 Bus Error has been generated
0 No Interrupt overrun
1 Interrupt overrun has occurred
0 No Interrupt since this bit has been cleared
1 Interrupt has been generated

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents