Analog Devices ADSP-SC58 Series Hardware Reference Manual page 269

Sharc+ processor
Table of Contents

Advertisement

ADSP-SC58x SEC Register Descriptions
SCI Active Register n
The SEC SCI active interrupt register (SEC_CACT[n]) contains the source ID and priority of the highest priority
active interrupt detected by the SEC prioritizer.
PRIO (R)
Highest Active IRQ Priority
Figure 7-6: SEC_CACT[n] Register Diagram
Table 7-5: SEC_CACT[n] Register Fields
Bit No.
(Access)
15:8
PRIO
(R/NW)
7:0
SID
(R/NW)
7–24
15
14
13
12
11
10
9
8
0
0
0
0
0
0
0
0
31
30
29
28
27
26
25
24
0
0
0
0
0
0
0
0
Bit Name
Highest Active IRQ Priority.
The SEC_CACT[n].PRIO indicates the priority value of the highest priority active
interrupt for core n.
Highest Active IRQ Source ID.
The SEC_CACT[n].SID identifies the source ID value of the highest priority active
interrupt for core n.
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
23
22
21
20
19
18
17
16
0
0
0
0
0
0
0
0
Description/Enumeration
SID (R)
Highest Active IRQ Source ID

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents