Analog Devices ADSP-SC58 Series Hardware Reference Manual page 876

Sharc+ processor
Table of Contents

Advertisement

Table 18-17: 10-Bit Receive Mode, with Zero-Fill, with Packing Enabled
Pin Data (10
DMA DATA
bits)
SKIPEN=0
SKIPEO=X
SWAPEN=0
SIGNEXT=0
0x111
0x222
0x0222 0111
0x333
0x044
0x0044 0333
0x155
0x266
0x0266 0155
0x377
0x088
0x0088 0377
The 10-bit Receive Mode with Packing Disabled table shows a 10-bit receive mode example when
EPPI_CTL.PACKEN =0:
Table 18-18: 10-bit Receive Mode with Packing Disabled
Pin Data (10 bits)
MSB
0x111
0
0x222
1
0x333
1
0x044
0
0x155
0
0x266
1
0x377
1
0x088
0
Configuring 16-Bit Receive Mode
For 16-bit non-split receive mode, if EPPI_CTL.PACKEN =1, the EPPI packs two 16-bit incoming data into one
32-bit word. Alternate even or odd samples can be skipped based on the EPPI_CTL.SKIPEN and
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
DMA DATA
DMA DATA
SKIPEN=0
SKIPEN=1
SKIPEO=X
SKIPEO=1
SWAPEN=1
SWAPEN=0
SIGNEXT=0
SIGNEXT=0
0x0111 0222
0x0333 0111
0x0333 0044
0x0155 0266
0x0377 0155
0x0377 0088
DMA DATA
SKIPEN=0
SKIPEO=X
SWAPEN=X
SIGNEXT=1
0x0111
0xFE22
0xFF33
0x0044
0x0155
0xFE66
0xFF77
0x0088
DMA DATA
SKIP_EN=1
SKIP_EO=0
SWAPEN=0
SIGNEXT=0
0x0044 0222
0x0088 0266
DMA DATA
DMA DATA
SKIPEN=0
SKIPEN=1
SKIPEO=X
SKIPEO=1
SWAPEN=X
SWAPEN=X
SIGNEXT=0
SIGNEXT=1
0x0111
0x0111
0x0222
0x0333
0xFF33
0x0444
0x0155
0x0155
0x0266
0x0377
0xFF77
0x0088
EPPI Mode Configuration
DMA DATA
DMA DATA
SKIPEN=1
SKIPEN=1
SKIPEO=1
SKIPEO=0
SWAPEN=1
SWAPEN=1
SIGNEXT=0
SIGNEXT=0
0x0011 0333
0x0222 0044
0x0155 0377
0x0266 0088
DMA DATA
SKIPEN=1
SKIPEO=0
SWAPEN=X
SIGNEXT=0
0x0222
0x0444
0x0266
0x088
18–37

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents