Analog Devices ADSP-SC58 Series Hardware Reference Manual page 139

Sharc+ processor
Table of Contents

Advertisement

System Accelerators (FFT/FIR/IIR/HAE/SINC)
IIR Accelerator (IIR)
The processor includes an
core, freeing it up for other tasks.
Figure 1-37: IIR System Diagram
Harmonic Analysis Engine (HAE)
The
Harmonic Analysis Engine (HAE)
ples. The HAE receives input samples from two source channels whose frequencies are 45–65 Hz. The HAE then
processes the input samples and produces output results. The output results consist of power quality measurements
of the fundamental and up to 12 more harmonics.
Figure 1-38: HAE System Diagram
Sinus Cardinalis (SINC) Filter
The
Sinus Cardinalis (SINC) Filter
SINC filters to each stream. A SINC filter converts the bit stream from a sigma-delta front-end modulator into a
digital word representing the signal level presented to the modulator.
The filter consists of a set of integration and decimation stages implemented directly in logic for efficient execution.
The SINC filter supports capture of current or voltage feedback signals from an isolating analog-to-digital converter
(ADC). Each modulator bit stream connects to two SINC filters: a primary filter for controlling feedback; a secon-
dary filter for overcurrent detection. The SINC module includes four filter channels and two modulator clock gen-
erators.
1–18
IIR Accelerator (IIR)
implemented in hardware that reduces the processing load on the
System MMR Write-Protection
(WP156) from SPU
Enable Secure Peripheral
(SECUREP156) from SPU
Clocked by SCLK0_0
analyzes harmonic frequencies present on the voltage and current input sam-
System MMR Write-Protection
(WP94:92, WP64) from SPU
Enable Secure Peripheral
(SECUREP94:92, SECUREP64) from SPU
Clocked by SCLK0_0
module processes four independent sigma-delta bit streams by applying a pair of
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
IIR
IIR DMA Interrupt (IIR0_DMA) to SEC/GIC
IIR Status Interrupt (IIR0_STAT) to SEC/GIC
IIR Trigger Output (IIR0_DMA) to TRU Slaves
HAE
HAE TX/RX DMA Interrupts to SEC/GIC
HAE TX/RX DMA Error Interrupts to SEC/GIC
HAE Status Interrupt to SEC/GIC
HAE TX/RX DMA Triggers to TRU Slaves
HAE TX/RX DMA Triggers from TRU Masters

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents