Analog Devices ADSP-SC58 Series Hardware Reference Manual page 844

Sharc+ processor
Table of Contents

Advertisement

In the same manner, all data values for odd samples which are more than the value in the
EPPI_ODDCLIP.HIGHODD bit field are replaced with the value in the EPPI_ODDCLIP.HIGHODD field. All
data values for even samples which are more than the values in the EPPI_EVENCLIP.HIGHEVEN field are re-
placed with the values in the EPPI_EVENCLIP.HIGHEVEN field.
Depending on the programmed EPPI length, only the corresponding bits (least aligned) are considered for clipping.
For example, if the EPPI is programmed in 10-bit mode, bits 9:0 and bits 25:16 constitute the clipping thresholds.
The higher bits are ignored. The EPPI supports 8-bit, 10-bit, 12-bit, and 16-bit clipping thresholds.
For the 4:2:2 YCrCb color space, Luma and Chroma typically have different lower and upper thresholds. Separate
thresholds can be required for even and odd data samples. For monochrome (Y only) or some non-video clipping
applications, the value in the EPPI_ODDCLIP.LOWODD field can be the same as the value in the
EPPI_EVENCLIP.LOWEVEN field. The value in the EPPI_ODDCLIP.HIGHODD field can be the same as the
value in the EPPI_EVENCLIP.HIGHEVEN field.
In GP 0 FS mode with internal blanking generation, clipping is valid only for the active video part of the transmit-
ted data. ITU-R 656 preambles, status words, and blanking data bypass the clipping logic.
If the EPPI is programmed in 16, 20-bit or 24-bit mode with the EPPI_CTL.SPLTWRD bit set, the YDATA (lu-
ma data) gets the clipping threshold levels of the
clipping threshold levels of the
The clipping registers are ignored when the EPPI_CTL.RGBFMTEN bit is set.
Data Mirroring
To increase the pin multiplexing options for the EPPI data pins, a data mirroring feature is available which mirrors
the EPPI data bits 15:0. This feature is available in both transmit and receive modes. It is enabled by setting the
EPPI_CTL.DMIRR bit.
Figure 18-1: Data Mirroring Receive
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
EPPI_EVENCLIP
EPPI_ODDCLIP
register.
EPPI
0
EPPIDATA [0]
1
0
EPPIDATA [1]
1
EPPIDATA [2]
EPPIDATA [14]
0
EPPIDATA [15]
1
DAT_MRR
register. The CDATA (chroma data) gets the
RECEIVE
DATA
FLIP
EPPIDATA [0]
FLOP
FLIP
EPPIDATA [1]
FLOP
FLIP
EPPIDATA [14]
FLOP
FLIP
EPPIDATA [15]
FLOP
EPPI_CLK
EPPI Functional Description
18–5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents