Analog Devices ADSP-SC58 Series Hardware Reference Manual page 188

Sharc+ processor
Table of Contents

Advertisement

Time Stamp Counter 32 MSB Register
The
CGU_TSCOUNT1
value.
Figure 3-15: CGU_TSCOUNT1 Register Diagram
Table 3-21: CGU_TSCOUNT1 Register Fields
Bit No.
(Access)
31:0
VALUE
(R/NW)
ADSP-SC58x/ADSP-2158x SHARC+ Processor Hardware Reference
register address is used to read the CoreSight time stamp counter MSB 32-bit (bits [63:32])
15
14
0
0
VALUE[15:0] (R)
Timestamp Counter 32 MSB
31
30
0
0
VALUE[31:16] (R)
Timestamp Counter 32 MSB
Bit Name
Timestamp Counter 32 MSB.
The CGU_TSCOUNT1.VALUE bit field holds the time stamp counter 32 MSBs.
13
12
11
10
9
8
7
6
0
0
0
0
0
0
0
0
29
28
27
26
25
24
23
22
0
0
0
0
0
0
0
0
Description/Enumeration
ADSP-SC58x CGU Register Descriptions
5
4
3
2
1
0
0
0
0
0
0
0
21
20
19
18
17
16
0
0
0
0
0
0
3–37

Advertisement

Table of Contents
loading

This manual is also suitable for:

Adsp-2158 series

Table of Contents