Altera cyclone V Technical Reference page 1597

Hard processor system
Hide thumbs Also See for cyclone V:
Table of Contents

Advertisement

17-382
Auxiliary_Timestamp_Nanoseconds
Bit
Auxiliary_Timestamp_Nanoseconds
This register, along with Register 461 (Auxiliary Timestamp Seconds Register), gives the 64-bit timestamp
stored as auxiliary snapshot. The two registers together form the read port of a 64-bit wide FIFO with a
depth of 16. Multiple snapshots can be stored in this FIFO. The ATSNS bits in the Timestamp Status
register indicate the fill-level of this FIFO. The top of the FIFO is removed only when the last byte of
Register 461 (Auxiliary Timestamp - Seconds Register) is read. In the little-endian mode, this means when
Bits[31:24] are read. In big-endian mode, it corresponds to the reading of Bits[7:0] of Register 461
(Auxiliary Timestamp - Seconds Register).
Module Instance
emac0
emac1
Offset:
0x730
Access:
RO
Important: To prevent indeterminate system behavior, reserved areas of memory must not be accessed by
31
30
Reserved
15
14
Auxiliary_Timestamp_Nanoseconds Fields
Bit
30:0
auxtslo
Auxiliary_Timestamp_Seconds
Contains the higher 32 bits (Seconds field)​ of the auxiliary timestamp.
Altera Corporation
Name
execution of this command.
* 0111-1111: Reserved
software or hardware. Any area of the memory map that is not explicitly defined as a register
space or accessible memory is considered reserved.
29
28
27
26
13
12
11
10
Name
Contains the lower 32 bits (nano-seconds field)​ of the
auxiliary timestamp.
Description
Base Address
0xFF700000
0xFF702000
Bit Fields
25
24
23
22
auxtslo
RO 0x0
9
8
7
6
auxtslo
RO 0x0
Description
Access
Register Address
0xFF700730
0xFF702730
21
20
19
18
5
4
3
2
Access
Ethernet Media Access Controller
cv_5v4
2016.10.28
Reset
17
16
1
0
Reset
RO
0x0
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents