Power-On Reset Circuitry - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

CV-52010
2014.01.10
Power Rail
(33)
V
,
CCPD_HPS
(33)
V
,
CCIO_HPS
(32)
(33)
V
,
CC_HPS
Related Information
PowerPlay Early Power Estimators (EPE) and Power Analyzer
Provides more information about the PowerPlay EPE support for Cyclone V devices.

Power-On Reset Circuitry

The POR circuitry keeps the Cyclone V device in the reset state until the power supply outputs are within
the recommended operating range.
A POR event occurs when you power up the Cyclone V device until the power supplies reach the
recommended operating range within the maximum power supply ramp time, t
the Cyclone V device I/O pins and programming registers remain tri-stated, during which device configuration
could fail.
(28)
Only typical duration is provided as it may vary on the board design.
(33)
These power rails are only available on Cyclone V SX, SE and ST devices.
(34)
You may observe the current transient at V
up sequence. To avoid the current transient at V
(35)
The maximum current for V
device.
(36)
You may observe the current transient at V
the current transient at V
and V
CCPD_HPS
Power Management in Cyclone V Devices
Send Feedback
(34)
(35)
,
(36)
(35)
,
CCIO_HPS
, follow the recommended power-up sequence by powering up V
CCIO_HPS
together.
Maximum Power Supply
Current Transient (mA)
400
100
420
only when you do not follow the recommended power-
CCPD_HPS
, follow the recommended power-up sequence.
CCPD_HPS
and V
applies to all voltage levels supported by the Cyclone V
CCPD_HPS
if you power up V
CCIO_HPS
Power-On Reset Circuitry
Typical Duration (µs)
50
200
100
. If t
RAMP
RAMP
before V
CCIO_HPS
CCPD_HPS
Altera Corporation
10-5
(28)
is not met,
. To avoid
CCIO_HPS

Advertisement

Table of Contents
loading

Table of Contents