Altera Cyclone V Device Handbook page 238

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

CV-52007
2014.01.10
Figure 7-14: Multiple Device PS Configuration when Both Devices Receive Different Sets of Configuration
Data
Memory
ADDR
External Host
(MAX II Device,
MAX V Device, or
Microprocessor
After a device completes configuration, its
in the chain. Configuration automatically begins for the second device in one clock cycle.
Using One Configuration Data
To configure multiple Cyclone V devices in a chain using one configuration data, connect the devices to an
external host, as shown in the following figure.
Figure 7-15: Multiple Device PS Configuration When Both Devices Receive the Same Set of Configuration
Data
Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices
Send Feedback
Connect the resistor to a power supply that provides an acceptable input signal for
the FPGA device. V
I/O on the device and the external host. Altera recommends powering up all the
configuration system I/Os with V
V
V
CCPGM
CCPGM
DATA0
10 kΩ
10 kΩ
GND
Memory
V
CCPGM
DATA0
ADDR
External Host
(MAX II Device,
MAX V Device, or
Microprocessor
must be high enough to meet the V
CCPGM
.
CCPGM
FPGA Device 1
V
CCPGM
CONF_DONE
10 kΩ
nSTATUS
nCE
nCEO
DATA0
nCONFIG
MSEL[4..0]
DCLK
pin is released low to activate the
nCEO
Connect the resistor to a power supply that provides an acceptable input
signal for the FPGA device. V
specification of the I/O on the device and the external host. Altera
recommends powering up all the configuration system I/Os with V
V
CCPGM
FPGA Device 1
10 kΩ
10 kΩ
CONF_DONE
nSTATUS
nCE
nCEO
GND
DATA0
nCONFIG
DCLK
MSEL[4..0]
Using One Configuration Data
specification of the
IH
FPGA Device 2
You can leave the nCEO pin
unconnected or use it as a
CONF_DONE
user I/O pin when it does not
nSTATUS
feed another device's nCE
nCE
pin.
nCEO
N.C.
DATA0
nCONFIG
DCLK
MSEL[4..0]
For more information, refer
to the MSEL pin settings.
pin of the next device
nCE
must be high enough to meet the V
CCPGM
CCPGM
FPGA Device 2
CONF_DONE
nSTATUS
N.C.
nCE
nCEO
GND
DATA0
nCONFIG
DCLK
MSEL[4..0]
For more information,
refer to the MSEL pin
settings.
You can leave the nCEO
pin unconnected or use it
as a user I/O pin.
7-23
IH
.
N.C.
Altera Corporation

Advertisement

Table of Contents
loading

Table of Contents