Altera Cyclone V Device Handbook page 425

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

5-8
Low Latency Custom Configuration Channel Options
Figure 5-8: Configuration Options for Low Latency Custom Single-Width Mode (8-bit PMA PCS
Interface Width)
Figure 5-9: Configuration Options for Low Latency Custom Single-Width Mode (10-bit PMA PCS
Interface Width)
Altera Corporation
Word Aligner (Pattern Length)
8B/10B Encoder/Decoder
Rate Match FIFO
Byte SERDES
Bypassed
Byte Ordering
Bypassed
FPGA Fabric–Transceiver
Interface Width
Data Rate (Gbps)
Word Aligner (Pattern Length)
8B/10B Encoder/Decoder
Rate Match FIFO
Byte SERDES
Bypassed
Byte Ordering
Bypassed
FPGA Fabric–Transceiver
Interface Width
Data Rate (Gbps)
Disabled
Disabled
Bypassed
Enabled
Bypassed
8-Bit
16-Bit
1.5
3.0
Disabled
Disabled
Bypassed
Enabled
Bypassed
10-Bit
20-Bit
GX/SX= 3.125
1.875
GT/ST= 3.75
Transceiver Custom Configurations in Cyclone V Devices
CV-53005
2013.05.06
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents