Passive Serial Configuration - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

7-20

Passive Serial Configuration

Figure 7-11: Connection Setup for Programming the EPCQ Using the AS Interface
Using the AS header, the programmer serially transmits the operation commands and configuration bits to
the EPCQ on
DATA0
When programming the EPCS and EPCQ devices, the download cable disables access to the AS interface
by driving the
nCE
stage. After programming completes, the download cable releases
and pull-up resistors to drive the pin to GND and V
During the EPCQ programming using the download cable,
command, and address information from the download cable into the EPCQ. During the EPCQ verification
using the download cable,
Passive Serial Configuration
The PS configuration scheme uses an external host. You can use a microprocessor, MAX II device, MAX V
device, or a host PC as the external host.
You can use an external host to control the transfer of configuration data from an external storage such as
flash memory to the FPGA. The design that controls the configuration process resides in the external host.
You can store the configuration data in Programmer Object File (.pof), .rbf, .hex, or .ttf. If you are using
configuration data in .rbf, .hex, or .ttf, send the LSB of each data byte first. For example, if the .rbf contains
Altera Corporation
. This is equivalent to the programming operation for the EPCS.
Connect the pull-up resistors to V
at a 3.0- or 3.3-V power supply.
V
CCPGM
V
CCPGM
10 kΩ
EPCQ Device
DATA0
DATA1
DATA2
DATA3
DCLK
nCS
Pin 1
USB-Blaster or ByteBlaster II
(AS Mode)
10-Pin Male Header
pin high. The
line is also pulled low to hold the Cyclone V device in the reset
nCONFIG
transfers the programming data back to the download cable.
DATA1
Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices
CCPGM
V
CCPGM
10 kΩ
10 kΩ
FPGA Device
CONF_DONE
nCEO
nSTATUS
nCONFIG
nCE
10 kΩ
AS_DATA0/ASDO
AS_DATA1
AS_DATA2
AS_DATA3
MSEL[4..0]
DCLK
CLKUSR
nCSO
V
CCPGM
Power up the USB-Blaster, ByteBlaster II,
EthernetBlaster, or EthernetBlaster II cable's
V
CC(TRGT)
GND
nCE
, respectively.
CCPGM
transfers the programming data, operation
DATA0
N.C.
For more information, refer to
the MSEL pin settings.
Use the CLKUSR pin to supply
the external clock source to
drive DCLK during
configuration.
to V
.
CCPGM
and
, allowing the pull-down
nCONFIG
Send Feedback
CV-52007
2014.01.10

Advertisement

Table of Contents
loading

Table of Contents