Pipe Transceiver Datapath - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:

Table of Contents

PIPE Transceiver Datapath

Figure 4-2: Transceivers in a PCIe Hard IP Configuration

Refer to the Cyclone V Device Datasheet for the mgmt_clk_clk frequency specification when PCIe

HIP is used.

Transceiver Protocol Configurations in Cyclone V Devices

Send Feedback

Functional Mode

Data Rate (Gbps)

Number of Bonded Channels

PMA–PCS Interface Width

Word Aligner (Pattern)

8B/10B Encoder/Decoder

Rate Match FIFO

PCIe Hard IP

PCS–Hard IP Interface Width

PCS–Hard IP Interface Frequency

PIPE Transceiver Datapath

2.5 for Gen1

Automatic Synchronization

State Machine (/K28.5+/K28.5-/)

Gen1 - 250 MHz

Gen2 - 500 MHz

Altera Corporation

Table of Contents