Clock Sources Per Quadrant - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:

Table of Contents

Figure 4-6: PCLK Networks in Cyclone V SE, SX, and ST Devices

This figure represents the top view of the silicon die that corresponds to a reverse view of the device package.

Clock Sources Per Quadrant

The Cyclone V devices provide 30 section clock (SCLK) networks in each spine clock per quadrant. The

SCLK networks can drive six row clocks in each logic array block (LAB) row, nine column I/O clocks, and

two core reference clocks. The SCLKs are the clock resources to the core functional blocks, PLLs, and I/O

interfaces of the device.

A spine clock is another layer of routing between the GCLK, RCLK, and PCLK networks before each clock

is connected to the clock routing for each LAB row. The settings for spine clocks are transparent. The

Quartus II software automatically routes the spine clock based on the GCLK, RCLK, and PCLK networks.

The following figure shows SCLKs driven by the GCLK, RCLK, PCLK, or the PLL feedback clock networks

in each spine clock per quadrant. The GCLK, RCLK, PCLK, and PLL feedback clocks share the same routing

to the SCLKs. To ensure successful design fitting in the Quartus II software, the total number of clock

resources must not exceed the SCLK limits in each region.

Clock Networks and PLLs in Cyclone V Devices

Send Feedback

CLK[6,7][p,n]

CLK[0..3][p,n]

Clock Sources Per Quadrant

Altera Corporation

Table of Contents