Altera Cyclone V Device Handbook page 25

Hide thumbs Also See for Cyclone V:

Table of Contents

"constrained don't care"

Figure 2-3: Mixed-Port Read-During-Write: New Data Mode

This figure shows a sample functional waveform of mixed-port read-during-write behavior for the "new

Figure 2-4: Mixed-Port Read-During-Write: Old Data Mode

This figure shows a sample functional waveform of mixed-port read-during-write behavior for the "old data"

Embedded Memory Blocks in Cyclone V Devices

Send Feedback

q_b (registered)

q_b (asynch)

A0 (old data)

Mixed-Port Read-During-Write Mode

The RAM outputs "don't care" or "unknown" value. The

Quartus II software analyzes the timing between write and

read operations in the MLAB.

A1 (old data)

Altera Corporation

Chapters

Table of Contents