Fpga Fabric Transceiver Interface Clocking - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

2-18

FPGA Fabric Transceiver Interface Clocking

Figure 2-15: Five Bonded Receiver Channels with Rate Match FIFO Enabled
Related Information
Transceiver Protocol Configurations in Cyclone V Devices
Transceiver Custom Configurations in Cyclone V Devices
FPGA Fabric Transceiver Interface Clocking
This section describes the clocking options available when the transceiver interfaces with the FPGA fabric.
Altera Corporation
Receiver PMA Ch5
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Receiver PMA Ch4
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Receiver PMA Ch3
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Receiver PMA Ch2
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Receiver PMA Ch1
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Receiver PMA Ch0
Deserializer
CDR
Parallel Clock
(Recovered)
Input
Parallel Clock
Reference
(from the
Clock
Clock Divider)
To Transmitter Channel
Both Parallel and Serial Clocks
Serial Clock
x6 Clock Lines
Parallel Clock
Receiver PCS Ch5
Local Clock Divider
Clock Divider
From the x1
Clock Lines
Receiver PCS Ch4
Central Clock Divider
Clock Divider
From the x1
Clock Lines
Receiver PCS Ch3
Local Clock Divider
Clock Divider
From the x1
Clock Lines
Receiver PCS Ch2
Local Clock Divider
Clock Divider
From the x1
Clock Lines
Receiver PCS Ch1
Central Clock Divider
Clock Divider
From the x1
Clock Lines
Receiver PCS Ch0
Local Clock Divider
Clock Divider
From the x1
Clock Lines
Data Path
Unused Resources
Receiver
Transceiver Clocking in Cyclone V Devices
CMU PLL
CMU PLL
CMU PLL
CMU PLL
CMU PLL
CMU PLL
Send Feedback
CV-53002
2013.05.06

Advertisement

Table of Contents
loading

Table of Contents