Enabling And Disabling Ieee Std. 1149.1 Bst Circuitry - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

9-8

Enabling and Disabling IEEE Std. 1149.1 BST Circuitry

To perform BST during configuration, issue
While configuration is interrupted, you can issue other JTAG instructions to perform BST. After BST is
completed, issue the
The chip-wide reset
affect JTAG boundary-scan or configuration operations. Toggling these pins does not disrupt BST operation
(other than the expected BST behavior).
If you design a board for JTAG configuration of Cyclone V devices, consider the connections for the dedicated
configuration pins.
Note:
Do not cascade JTAG chains for FPGA and HPS together when you are performing BST. The JTAG
for HPS does not support BST.
Related Information
Cyclone V Device Family Pin Connection Guidelines
Provides more information about pin connections.
Configuration, Design Security, and Remote System Upgrades in Cyclone V Devices
Provides more information about JTAG configuration.
Cyclone V Device Datasheet
Provides more information about JTAG configuration timing.
Enabling and Disabling IEEE Std. 1149.1 BST Circuitry
The IEEE Std. 1149.1 BST circuitry is enabled after the Cyclone V device powers up. However for Cyclone V
SoC FPGAs, you must power up both HPS and FPGA to perform BST.
To ensure that you do not inadvertently enable the IEEE Std. 1149.1 circuitry when it is not required, disable
the circuitry permanently with pin connections as listed in the following table.
Table 9-4: Pin Connections to Permanently Disable the IEEE Std. 1149.1 Circuitry for Cyclone V Devices
JTAG Pins
TMS
TCK
TDI
TDO
(23)
The JTAG pins are dedicated. Software option is not available to disable JTAG in Cyclone V devices.
Altera Corporation
JTAG instruction or pulse
PULSE_CONFIG
and chip-wide output enable
(DEV_CLRn)
(23)
JTAG instruction to interrupt configuration.
CONFIG_IO
nCONFIG
(DEV_OE)
Connection for Disabling
V
supply of Bank 3A
CCPD
GND
V
supply of Bank 3A
CCPD
Leave open
JTAG Boundary-Scan Testing in Cyclone V Devices
low to reconfigure the device.
pins on Cyclone V devices do not
Send Feedback
CV-52009
2014.01.10

Advertisement

Table of Contents
loading

Table of Contents