Resets...............................................................................................................................................10-5

Indexed Addressing.......................................................................................................................10-5

Command Mapping......................................................................................................................10-6

Data DMA.....................................................................................................................................10-12

Command DMA..........................................................................................................................10-16

ECC................................................................................................................................................10-24

Interface Signals...........................................................................................................................10-27

NAND Flash Controller Programming Model...................................................................................10-28

Basic Flash Programming...........................................................................................................10-28

Flash-Related Special Function Operations.............................................................................10-32

NAND Flash Controller Address Map and Register Definitions.....................................................10-39

Document Revision History...................................................................................................................10-40

SD/MMC Controller..........................................................................................11-1

Features of the SD/MMC Controller......................................................................................................11-1

SD Card Support Matrix...............................................................................................................11-2

MMC Support Matrix...................................................................................................................11-2

SD/MMC Controller Block Diagram and System Integration............................................................11-3

Functional Description of the SD/MMC Controller............................................................................11-3

SD/MMC/CE-ATA Protocol........................................................................................................11-4

BIU...................................................................................................................................................11-4

CIU.................................................................................................................................................11-14

Clocks............................................................................................................................................11-27

Resets.............................................................................................................................................11-29

Interface Signals...........................................................................................................................11-29

SD/MMC Controller Programming Model.........................................................................................11-29

Initialization.................................................................................................................................11-29

Controller/DMA/FIFO Buffer Reset Usage.............................................................................11-35

Enabling FIFO Buffer ECC.........................................................................................................11-35

Data Transfer Commands..........................................................................................................11-37

Transfer Stop and Abort Commands........................................................................................11-44

Internal DMA Controller Operations.......................................................................................11-45

Commands for SDIO Card Devices..........................................................................................11-47

CE-ATA Data Transfer Commands.........................................................................................11-50

Card Read Threshold..................................................................................................................11-57

Interrupt and Error Handling....................................................................................................11-60

Booting Operation for eMMC and MMC................................................................................11-61

Voltage Switches......................................................................................................................................11-71

TOC-7

Altera Corporation

Table of Contents