Altera Cyclone V Device Handbook page 521

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

4-10
Address Remapping
The effects of the remap bits can be categorized in the following groups:
• MPU master interface
• L2 cache master 0 interface
• Non-MPU master interfaces
• DMA master interface
• Master peripheral interfaces
• Debug Access Port (DAP) master interface
• FPGA-to-HPS bridge master interface
Altera Corporation
cv_54004
2013.12.30
Interconnect
Send Feedback

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Cyclone V and is the answer not in the manual?

Questions and answers

Table of Contents

Save PDF