Clock Resources In Cyclone V Devices - Altera Cyclone V Device Handbook

Hide thumbs Also See for Cyclone V:
Table of Contents

Advertisement

4-2

Clock Resources in Cyclone V Devices

Clock Resources in Cyclone V Devices
Table 4-1: Clock Resources in Cyclone V Devices
Clock Resource
Clock input pins
GCLK and RCLK
networks
Altera Corporation
Number of Resources
Device
Cyclone V E A5, A7,
and A9
Cyclone V GX C4,
24 single-ended or 12
C5, C7, and C9
differential
Cyclone V GT D5,
D7, and D9
Cyclone V E A2 and
18 single-ended or 9
A4
differential
Cyclone V GX C3
Cyclone V SE A5 and
A6
Cyclone V SX C5 and
16 single-ended or 8
C6
differential
Cyclone V ST D5 and
D6
Cyclone V SE A2 and
A4
12 single-ended or 6
Cyclone V SX C2 and
differential
C4
Cyclone V E A5, A7,
and A9
Cyclone V GX C4,
C5, C7, and C9
Cyclone V GT D5,
D7, and D9
Cyclone V E A2 and
A4
Cyclone V GX C3
Cyclone V SE A2 and
A4
Cyclone V SX C2 and
C4
Cyclone V SE A5 and
A6
Cyclone V SX C5 and
C6
Cyclone V ST D5 and
D6
Available
CLK[0..11][p,n]
CLK[0..3][p,n]
and
CLK[0..7][p,n]
CLK[0..3][p,n]
CLK[6,7][p,n]
CLK[0..11][p,n]
outputs, and logic array
GCLK networks: 16
RCLK networks: 88
CLK[0..3][p,n]
CLK[8..11][p,n]
outputs, and logic array
GCLK networks: 16
CLK[0..3][p,n]
RCLK networks: 72
CLK[6,7][p,n]
GCLK networks: 16
CLK[0..7][p,n]
RCLK networks: 66
outputs, and logic array
Clock Networks and PLLs in Cyclone V Devices
Source of Clock Resource
pins
,
CLK[6][p,n]
pins
CLK[8..11][p,n]
pins
and
pins
pins, PLL clock
,
CLK[6][p,n]
pins, PLL clock
and
pins
pins, PLL clock
Send Feedback
CV-52004
2014.01.10
,
,

Advertisement

Table of Contents
loading

Table of Contents