Dynamic Reconfiguration In Cyclone V Devices; Dynamic Reconfiguration Features - Altera Cyclone V Device Handbook

Dynamic Reconfiguration in Cyclone V Devices

2013.05.06
CV-53007 Subscribe
The transceiver reconfiguration controller offers several different dynamic reconfiguration modes. You can
choose the appropriate reconfiguration mode that best suits your application needs. All the dynamic
reconfiguration modes are implemented through the transceiver Reconfiguration Controller PHY IP.
Related Information
Cyclone V Device Handbook: Known Issues
Lists the planned updates to the Cyclone V Device Handbook chapters.

Dynamic Reconfiguration Features

The following table lists the available dynamic reconfiguration features.
Table 7-1: Reconfiguration Features
Reconfiguration Feature
Offset Cancellation
DCD Calibration
Analog Controls Reconfiguration
Loopback Modes
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback
Description
Counter offset variations
due to process operation for
the analog circuit. This
feature is mandatory if you
use receivers.
Compensates for the duty
cycle distortion caused by
clock network skew.
Fine-tune signal integrity by
adjusting the transmitter
(TX) and receiver (RX)
analog settings while
bringing up a link.
Enable or disable Pre- and
Post-CDR Reverse Serial
Loopback dynamically.
Affected Blocks
CDR
TX buffer and clock network skew
Analog circuit of TX and RX buffer
PMA
7
ISO
9001:2008
Registered