Altera Cyclone V Device Handbook page 201

CV-52006
2014.01.10
Input Registers
The input path consists of the DDR input registers and the read FIFO block. You can bypass each block of
the input path.
There are three registers in the DDR input registers block. Registers A and B capture data on the positive
and negative edges of the clock while register C aligns the captured data. Register C uses the same clock as
Register A.
The read FIFO block resynchronizes the data to the system clock domain and lowers the data rate to half
rate.
The following figure shows the registers available in the Cyclone V input path. For DDR3 and DDR2 SDRAM
interfaces, the DQS and DQSn signals must be inverted. If you use Altera's memory interface IPs, the DQS
and DQSn signals are automatically inverted.
Figure 6-17: IOE Input Registers for Cyclone V Devices
Output Registers
The Cyclone V output and output-enable path is divided into the HDR block, and output and output-enable
registers. The device can bypass each block of the output and output-enable path.
The output path is designed to route combinatorial or registered single data rate (SDR) outputs and full-rate
or half-rate DDR outputs from the FPGA core. Half-rate data is converted to full-rate with the HDR block,
clocked by the half-rate clock from the PLL.
The output-enable path has a structure similar to the output path—ensuring that the output-enable path
goes through the same delay and latency as the output path.
External Memory Interfaces in Cyclone V Devices
Send Feedback
Double Data Rate Input Registers
DQ D
D
Input Reg A
D
The input
clock can be
from the DQS
logic block or
from a global
Input Reg B
clock line.
DQS/CQ
datain [0]
Q
DFF
Q
datain [1]
Q D Q
DFF DFF
Input Reg C
wrclk
Input Registers
To core
dataout[3..0]
Read FIFO
This half-rate or
full-rate read clock
comes from a PLL
through the clock
network
Half-rate or
rdclk
full-rate clock
6-27
Altera Corporation