Dma Controller; Features Of The Dma Controller - Altera Cyclone V Device Handbook

2013.12.30
cv_54016 Subscribe
This chapter describes the direct memory access controller (DMAC) contained in the hard processor system
(HPS). The DMAC is used to transfer data between memory and peripherals and other memory locations
in the system. The DMA controller is an instance of the ARMCorelink
Related Information
Info center
For more information about ARM's DMA-330 controller, refer to the CoreLink DMA Controller DMA-330
Revision: r1p1 Technical Reference Manual on the ARM info center website

Features of the DMA Controller

The HPS provides one DMAC to handle the data transfer between memory-mapped peripherals and
memories, off-loading this work from the microprocessor unit (MPU) subsystem. The DMAC supports
memory-to-memory, memory-to-peripheral, and peripheral-to-memory transfers. The DMAC supports
up to eight logical channels for different levels of service requirements. It provides up to 31 peripheral
handshake interfaces for peripheral hardware flow control.
The DMA controller contains an instruction processing block that enables it to process program code that
controls a DMA transfer. The DMAC also contains an ARM Advanced Microcontroller Bus Architecture
(AMBA) Advanced eXtensible Interface (AXI) master interface unit to fetch the program code from system
memory into its instruction cache. The AXI master interface also performs DMA data transfer as well. The
DMA instruction execution engine executes the program code from its instruction cache and schedules read
or write AXI instructions through the respective instruction queues. The DMAC also contains a multi-FIFO
(MFIFO) data buffer that stores data that it reads, or writes, during a DMA transfer.
The DMAC provides 11 interrupt outputs to enable efficient communication of events to the MPU subsystem.
The peripheral request interfaces support the connection of DMA-capable peripherals to enable memory-
to-peripheral and peripheral-to-memory transfers to occur, without intervention from the processor. Because,
the HPS supports some peripherals that do not comply with ARM DMA peripheral interface protocol,
adapters are added to allow these peripherals to work with the DMAC.
2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Send Feedback

DMA Controller

™
DMA Controller (DMA-330).
16
ISO
9001:2008
Registered