Altera Cyclone V Device Handbook page 420

Hide thumbs Also See for Cyclone V:

Table of Contents

Data Configuration

Double-width

In all the supported configuration options of the channel, the transmitter bit-slip function is optional,

• The blocks shown as "Disabled" are not used but incur latency.

• The blocks shown as "Bypassed" are not used and do not incur any latency.

• The transmitter bit-slip is disabled.

Figure 5-3: Configuration Options for Custom Single-Width Mode (8-bit PMA PCS Interface Width)

Transceiver Custom Configurations in Cyclone V Devices

Send Feedback

PCS-FPGA Fabric Interface Width

Word Aligner (Pattern Length)

8B/10B Encoder/Decoder

Rate Match FIFO

FPGA Fabric–Transceiver

Interface Width

Data Rate (Gbps)

Custom Configuration Channel Options

Maximum Data

and SX (Mbps)

Manual Alignment

Maximum Data Rate for GT

and ST (Mbps)

Altera Corporation

Chapters

Table of Contents