External Port Throughput - Analog Devices SHARC ADSP-214 Series Hardware Reference Manual

External Port Throughput

completion or access completion. The following also effect interrupt
generation.
• For standard chained DMA, if the
DMA complete interrupt is generated only after the entire chained
DMA access is complete. If the
interrupt is generated for each TCB.
• For the delay line DMA, the DMA complete interrupt is generated
when both the write access and the delay line reads are completed.
In a chained delay line DMA, the
line TCB generates an interrupt or not.
• With scatter/gather DMA, the DMA complete interrupt is gener-
ated only after all tap list reads/writes are complete. As in the delay
line DMA, the
erates an interrupt in a chained access.

If DMA is disabled in the middle of data transfers, the DMA inter-
rupts should not be used.
External Port Throughput
The following sections provide information on the throughput of the
external port interfaces (AMI, SDRAM).
3-116
www.BDTIC.com/ADI
PCI
bit setting determines if each tap list TCB gen-
PCI
ADSP-214xx SHARC Processor Hardware Reference
bit is cleared (= 0), the
PCI
bit is set (= 1), then a DMA
bit determines if each delay
PCI