Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 734

Table of Contents

Advertisement

Debug Features
Debug Features
The following sections describe the debugging features available on the
UART.
Shadow Registers
Because of the destructive nature of reading the following registers: inter-
rupt identification (
(
) shadow registers are provided for reading the contents of the
UARTRBR
corresponding main registers. The shadow registers, (
) and (
SRSH
UARTRBRSH
register, but without changing the register's status in any way.
Shadow Buffer
Because of the destructive nature of reading the read buffer (
shadow buffer is provided. The shadow buffer (
exactly the same contents as the main buffer, but without changing the
register's status in any way.
Loop Back Routing
The UART support an internal loop back mode by using the SRU.
more information, see "Loop Back Routing" on page 9-40.
Effect Latency
The total effect latency is a combination of the write effect latency (core
access) plus the peripheral effect latency (peripheral specific).
20-20
www.BDTIC.com/ADI
), line status (
UARTIIR
) return exactly the same contents as the main
ADSP-214xx SHARC Processor Hardware Reference
) and read buffer
UARTLSR
UARTIIRSH
) returns
UARTxRBRSH
), (
UARTL-
) a
UARTxRBR
For

Advertisement

Table of Contents
loading

Table of Contents