Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 640

Table of Contents

Full Duplex Operation

The SPI interface allows full-duplex operation running the DMA channel

to the transmit/receive path and core access to the alternate trans-

mit/receive path. For full-duplex operation, set

generates the interrupts for DMA only.

Reads from the

DMA. Note the

DMA FIFO is not available in the receive path. The receive interface can-

not generate an interrupt, but the

Writes to the

are permitted. Note the

but the DMA FIFO is not available in the transmit path. The transmit

interface cannot generate an interrupt, but the

The following section describes SPI operations using both the core and

direct memory access (DMA).

Interrupt Sources

The SPI ports can generate interrupts in five different situations. During

core-driven transfers, an SPI interrupt is triggered:

from the core.

www.BDTIC.com/ADI

buffer are allowed at any time during transmit

bit is cleared when the

buffer during an active SPI receive DMA operation

bit is cleared when the

buffer has the capacity to accept another word

buffer contains a valid word to be retrieved by the

ADSP-214xx SHARC Processor Hardware Reference

buffer is read but the

status bits can be polled.

status bits can be

provides an overview of SPI

buffer is read

Chapters

Table of Contents