Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 615

Programming should occur in the following order.
1. Program the
appropriately.
2. Enable clock or frame sync, or both.
Since the rising edge of the external clock is used to synchronize with the
frame sync, the frame sync output is not generated until a rising edge of
the external clock is sensed.
Debug Features
Care should be taken in cases where any input to the phase unit is modi-
fied. Any individual change of the
failure in PCG sync operation between the serial clock and the frame sync.
Only the programming model ensures a correct setup for phase settings.
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
and the
PCG_SYNC PCG_CTLA0–1
CLKDIV
Precision Clock Generator
,
PCG_CTLB0–1
or dividers may cause a
FSDIV
registers
14-21