Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 604

Functional Description
than the divisor of the frame sync. The pulse width of frame sync is speci-
fied in the
PWFSx
Default Pulse Width
If the pulse width count is equal to 0 and if
the actual pulse width of the frame sync output is equal to:
For even divisors: frame sync divisor/2
If the pulse width count is equal to 0 and if
actual pulse width of the frame sync output is equal to:
For odd divisors: frame sync divisor – 1/2
CLOCK INPUT
(BOTH CLK AND FS)
CLOCK OUTPUT
FS OUTPUT
(PHASE SHIFT =
PERIOD - 1)
FS OUTPUT
(PHASE SHIFT = 0)
FS OUTPUT
(PHASE SHIFT = 1)
FS OUTPUT
(PHASE SHIFT = 2)
OTHER VALUES:
CLK DIVISOR = 4
FS DIVISOR = 16
PW = 8
Figure 14-2. Phase and Pulse Width Settings
14-10
www.BDTIC.com/ADI
bits (15–0) and (31–16) of the
ENABLE
ADSP-214xx SHARC Processor Hardware Reference
registers.
PCG_PWx
bit field is even, then
FSDIV
bit field is odd, then the
FSDIV