Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 950

Table of Contents

Advertisement

DAI Signal Routing Unit Registers
31 30
SRC2_DAT_IP_I (29–24)
Sample Rate Converter 2
Data Input Input
SRC1_DAT_IP_I (23–18)
Sample Rate Converter
1 Data Input Input
15
SRC0_DAT_IP_I (17–12)
SPORT5_DB_I (11–6)
Serial Port 5 Data Channel B Input
Figure A-60. SRU_DAT2 Register (RW)
SRC3_TDM_OP_I (29–24)
Sample Rate Converter 3 TDM
Output Input
15
SRC1_TDM_OP_I (17–12)
SRC0_TDM_OP_I (11–6)
Sample Rate Converter 0 TDM
Output Input
Figure A-61. SRU_DAT3 Register (RW)
A-124
www.BDTIC.com/ADI
29 28 27 26 25 24
14
13
12
11 10
9
8
31 30
29 28 27 26 25 24
14
13
12
11 10
9
8
ADSP-214xx SHARC Processor Hardware Reference
23 22
21 20 19 18 17 16
7
6
5
4
3
2
1
0
23 22
21 20 19 18 17 16
7
6
5
4
3
2
1
0
SRC0_DAT_IP_I (17–12) (con't)
Sample Rate Converter 0
Data Input Input
SPORT5_DA_I (5–0)
Serial Port 5 Data
Channel A Input
SRC1_TDM_OP_I (17–12) (con't)
Sample Rate Converter 1 TDM
Output Input
SRC2_TDM_OP_I (23–18)
Sample Rate Converter 2
TDM Output Input
SRC3_DAT_IP_I (5–0)
Sample Rate Converter 3
Data Input Input

Advertisement

Table of Contents
loading

Table of Contents