Features - Analog Devices SHARC ADSP-214 Series Hardware Reference Manual

Features

Table 4-1. Link Port Specifications (Cont'd)
Feature
Core Data Access
DMA Data Access
DMA Channels
DMA Chaining
Boot Capable
Local Memory
Clock Operation
Features
These bidirectional ports have eight data lines, an acknowledge line, and a
clock line. The maximum frequency of operation of the link ports is 166
MHz. The link port clock to core clock ratio programming is applicable
only if the link port is configured as transmitter. The receiver link port
can operate at any asynchronous clock frequency up to 166 MHz (or
peripheral clock frequency (
dent of the programmed ratio.
The link ports contain the features shown in the following list.
• Operate independently and simultaneously.
• Pack data into 32-bit words; this data can be directly read by the
processor or DMA-transferred to or from on-chip memory.
• Have double-buffered transmit and receive data registers.
4-2
www.BDTIC.com/ADI
Link Port1–0
Yes
Yes
2
Yes
Yes (Link Port 0)
No
LCLK
= /2) which ever is lower) indepen-
PCLK CCLK
ADSP-214xx SHARC Processor Hardware Reference