Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 115

Table of Contents

Advertisement

Table 2-28. DMA Channel 0–66 Priorities (Cont'd)
DMA
Peripheral
Channel
Group
Number
4
B
5
6
7
8
C
9
10
11
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
Control/Status
Parameter
Registers
Registers
SPCTL3,
IISP3A, IMSP3A,
SPMCTL3
CSP3A, CPSP3A
IISP3B, IMSP3B,
CSP3B, CPSP3B
SPCTL2,
IISP2A, IMSP2A,
SPMCTL2
CSP2A, CPSP2A
IISP2B, IMSP2B,
CSP2B, CPSP2B
SPCTL5,
IISP5A, IMSP5A,
SPMCTL5
CSP5A, CPSP5A
IISP5B, IMSP5B,
CSP5B, CPSP5B
SPCTL4,
IISP4A, IMSP4A,
SPMCTL4
CSP4A, CPSP4A
IISP4B, IMSP4B,
CSP4B, CPSP4B
I/O Processor
Data Buffer
Description
RXSP3A or
Serial Port 3A Data
TXSP3A
RXSP3B or
Serial Port 3B Data
TXSP3B
RXSP2A or
Serial Port 2A Data
TXSP2A
RXSP2B or
Serial Port 2B Data
TXSP2B
RXSP5A or
Serial Port 5A Data
TXSP5A
RXSP5B or
Serial Port 5B Data
TXSP5B
RXSP4A or
Serial Port 4A Data
TXSP4A
RXSP4B or
Serial Port 4B Data
TXSP4B
2-37

Advertisement

Table of Contents
loading

Table of Contents