Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 634

Data Transfers
SPI_CLK_I
CPHASE=0
SPI_DS_I
TO SLAVE
Figure 15-7. SPICLK Timing
When word to word delay is enabled (
then T3 may vary with respect to the value programmed using the
bits in the
SPIBAUD
This is shown as:
T4 = 1.5 SPI clock period + T3 and
T3 = 1.5 SPI clock period for
T3 = 0.5 SPI clock period for
T3 = × SPI clock period for
STDC
Data Transfers
The SPI is capable of transferring data via the core and DMA. The follow-
ing sections describe these transfer types.
Buffers
The SPI allows 3 different word lengths, which impacts the transmit or
receive buffers with different packing methods.
8-bit word. The SPI port sends out only the lower eight bits of the word
written to the SPI buffer. For example, when receiving, the SPI port packs
the 8-bit word to the lower 32 bits of the
15-18
www.BDTIC.com/ADI
T1 T2
T3
T4
WTWDEN
register. So the word to word delay T4 is:
= 0,
STDC
= 0, in all other cases.
STDC
STDC
ADSP-214xx SHARC Processor Hardware Reference
= 1) in the
SPICTL
= 1, RX master
BAUDR
> 0.
buffer while the upper bits
RXSPI
register,
STDC