Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 848

ADSP-2146x External Port Registers
Table A-9. AMICTLx Register Bit Descriptions (RW)
Bit Name
0 AMIEN
2–1 Reserved
3 PKDIS
4 MSWF
5 ACKEN
10–6 WS
13–11 HC
A-22
www.BDTIC.com/ADI
Description
AMI Enable.
0 = AMI is disabled
1 = AMI is enabled
Disable Packing/Unpacking.
0 = 8-bit data received packed to 32-bit data. Similarly, 32-bit data
to be transmitted is unpacked to four 8-bit data.
1 = 8-bit data received zero-filled, for transmitted data only 8-bit
LSB part of the 32-bit data is written to external memory.
Note this bit should not be set for bank 0 which is to be used for
instruction fetch
Most Significant Word First. Applicable only with packing disabled
(PKDIS=0).
0 = 1st 8-bit word read/write occupies the least significant position
in the 32-bit packed word.
1 = 1st 8-bit word read/write occupies the most significant position
in the 32-bit packed word.
Enable the ACK Pin.
If enabled, reads/writes to devices have to be extended by the corre-
sponding devices by pulling ACK low. When ACKEN is set then
the ACK pin is sampled after the waitstate value is programmed.
Wait States.
00000 = Reserved (wait state value of 32 if used)
00001 = Reserved
00010 = wait state = 2
11111 = Wait state = 31
Bus Hold Cycle at the End of Write Access.
000 = Disable bus hold cycle
001 = Hold address for one external port clock cycle
010 = Hold address for two external port clock cycles
ADSP-214xx SHARC Processor Hardware Reference