Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 139

Table of Contents

SPEP (SPORT) BUS

Figure 3-2. External Port Functional Block Diagram (DDR2)

The external port uses a three stage arbitration process whereby all DMA

requests need to pass through the first stage until one request wins. When

this occurs, the winning DMA channel needs to arbitrate with a SPORT

DMA group (for example group A has four DMA channels SP1A/B,

SP0A/B). The winning DMA channel then has a last arbitration process

with the core where the following occurs.

1. External port DMA channels 0/1 rotating priority or high/low

2. Winning DMA channel arbitrating with SPORT DMA groups.

3. Winning DMA channel arbitrating with core access.

ADSP-214xx SHARC Processor Hardware Reference

www.BDTIC.com/ADI

bits define the priorities. All the

External Port

Chapters

Table of Contents