Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 970

Table of Contents

Advertisement

DAI Signal Routing Unit Registers
Table A-80. Group F Sources – Pin Output Enable (Cont'd)
Selection Code
011010 (0x1A)
011011 (0x1B)
011100 (0x1C)
011101 (0x1D)
011110 (0x1E)
011111 (0x1F)
100000 (0x20)
100001 (0x21)
100010 (0x22)
100011 (0x23)
100100 (0x24)
100101 (0x25)
100110 (0x26)
100111 (0x27)
101000 (0x28)
101001 (0x29)
101010 (0x2A)
101011 (0x2B)
101100 (0x2C)
101101 (0x2D)
100111 (0x2E)
101110 (0x2F)
110000 (0x30)–1111111 (0x3F)
A-144
www.BDTIC.com/ADI
Source Signal
SPORT4_DA_PBEN_O
SPORT4_DB_PBEN_O
SPORT5_CLK_PBEN_O
SPORT5_FS_PBEN_O
SPORT5_DA_PBEN_O
SPORT5_DB_PBEN_O
SPORT6_CLK_PBEN_O
SPORT6_FS_PBEN_O
SPORT6_DA_PBEN_O
SPORT6_DB_PBEN_O
SPORT7_CLK_PBEN_O
SPORT7_FS_PBEN_O
SPORT7_DA_PBEN_O
SPORT7_DB_PBEN_O
SPORT0_TDV_PBEN_O
SPORT1_TDV_PBEN_O
SPORT2_TDV_PBEN_O
SPORT3_TDV_PBEN_O
SPORT4_TDV_PBEN_O
SPORT5_TDV_PBEN_O
SPORT6_TDV_PBEN_O
SPORT7_TDV_PBEN_O
ADSP-214xx SHARC Processor Hardware Reference
Description (Output Source Selection)
SPORT 4 Data Channel A Output Enable
SPORT 4 Data Channel B Output Enable
SPORT 5 Clock Output Enable
SPORT 5 Frame Sync Output Enable
SPORT 5 Data Channel A Output Enable
SPORT 5 Data Channel B Output Enable
SPORT 6 Clock Output Enable
SPORT 6 Frame Sync Output Enable
SPORT 6 Data Channel A Output Enable
SPORT 6 Data Channel B Output Enable
SPORT 7 Clock Output Enable
SPORT 7 Frame Sync Output Enable
SPORT 7 Data Channel A Output Enable
SPORT 7 Data Channel B Output Enable
SPORT 0 Transmit Data Valid Output
SPORT 1 Transmit Data Valid Output
SPORT 2 Transmit Data Valid Output
SPORT 3 Transmit Data Valid Output
SPORT 4 Transmit Data Valid Output
SPORT 5 Transmit Data Valid Output
SPORT 6 Transmit Data Valid Output
SPORT 7 Transmit Data Valid Output
Reserved

Advertisement

Table of Contents
loading

Table of Contents