Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 35

Table of Contents

Advertisement

Clock Recovery Modes .................................................... 13-18
Digital On-Chip PLL .................................................. 13-18
External Analog PLL ................................................... 13-19
Interrupts ................................................................................. 13-19
Transmitter Interrupt ........................................................... 13-19
Receiver Interrupts .............................................................. 13-20
Receiver Error Interrupts ..................................................... 13-20
Debug Features ......................................................................... 13-21
Loop Back Routing .............................................................. 13-21
Effect Latency ........................................................................... 13-21
Write Effect Latency ............................................................ 13-21
Programming Model ................................................................. 13-21
Programming the Transmitter .............................................. 13-21
Programming the Receiver ................................................... 13-22
Interrupted Data Streams on the Receiver ............................ 13-23
PRECISION CLOCK GENERATOR
Features ...................................................................................... 14-2
Pin Descriptions ......................................................................... 14-3
SRU Programming ...................................................................... 14-4
Register Overview ....................................................................... 14-5
Clocking ..................................................................................... 14-5
Functional Description ............................................................... 14-6
Serial Clock ........................................................................... 14-6
Frame Sync ........................................................................... 14-7
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
Contents
xxxv

Advertisement

Table of Contents
loading

Table of Contents