Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 205

Table of Contents

(row refresh cycle). Required delay time to refresh a single

row. This parameter is fixed to t

(exit self-refresh with non-read). Required delay to exit the

self-refresh mode with a non read command. This parameter is

(exit self-refresh with read). Required delay to exit the

self-refresh mode with a read command. This parameter is fixed to

= 200 cycles.

The DDR2 controller controls the following ODT related timing parame-

ters, no user programming is required.

(ODT to power-down entry latency)

(ODT to power down exit latency)

(ODT turn on delay)

(ODT turn off delay)

(ODT turn on time)

(ODT turn off time)

Operating Modes

The following sections provide on the operating modes of the DDR2

Parallel Connection of DDR2s

To specify a DDR2 system, multiple possibilities are given based on the

different memory sizes. For a 16-bit I/O capability, the following memory

sizes can configured.

• 1 x 16-bit/page 512 words

ADSP-214xx SHARC Processor Hardware Reference

www.BDTIC.com/ADI

External Port

Chapters

Table of Contents