Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 116

Operating Modes
Table 2-28. DMA Channel 0–66 Priorities (Cont'd)
DMA Peripheral
Channel Group
Number
12 D
13
14
15
16
2-38
www.BDTIC.com/ADI
Control/Status Parameter
Registers Registers
IDP_CTL, IDP_DMA_I0,
IDP_CTL1, IDP_DMA_M0,
IDP_CTL2, IDP_DMA_C0,
IDP_PP_CTL, IDP_DMA_I0A,
DAI_STAT IDP_DMA_I0B,
IDP_DMA_PC0
IDP_DMA_I1,
IDP_DMA_M1,
IDP_DMA_C1,
IDP_DMA_I1A,
IDP_DMA_I1B,
IDP_DMA_PC1
IDP_DMA_I2,
IDP_DMA_M2,
IDP_DMA_C2,
IDP_DMA_I2A,
IDP_DMA_I2B,
IDP_DMA_PC2
IDP_DMA_I3,
IDP_DMA_M3,
IDP_DMA_C3,
IDP_DMA_I3A,
IDP_DMA_I3B,
IDP_DMA_PC3
IDP_DMA_I4,
IDP_DMA_M4,
IDP_DMA_C4,
IDP_DMA_I4A,
IDP_DMA_I4B,
IDP_DMA_PC4
ADSP-214xx SHARC Processor Hardware Reference
Data Buffer Description
IDP_FIFO DAI IDP or
PDAP
(only channel 0
supports both
Serial Input DAI
IDP
Channel 1
Serial Input DAI
IDP Channel 2
Serial Input DAI
IDP Channel 3
Serial Input DAI
IDP Channel 4