Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 897

Status Registers (PWMSTATx)
These 16-bit registers, described in
phase and mode for each PWM group.
Table A-38. PWMSTATx Register Bit Descriptions (RO)
Bit Name
0 PWM_PHASE
1 Reserved
2 PWM_PAIRSTAT
15–3 Reserved
Output Disable Registers (PWMSEGx)
These 16-bit registers, described in
of the four PWM groups. The output signals are enabled by default.
Table A-39. PWMSEGx Register Bit Descriptions (RW)
Bit Name
0 PWM_BH
1 PWM_BL
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
Table A-38, report the status of the
Description
PWM Phase Status. Set during center aligned mode in the sec-
ond half of each PWM period. Allows programs to determine the
particular half-cycle (first or second) during PWM interrupt ser-
vice routine, if required.
0 = First half
1 = Second half (default)
In edge aligned mode this bit is always set.
PWM Paired Mode Status.
0 = Inactive paired mode
1 = Active paired mode
Table A-39, control the output signals
Description
Channel B High Disable. Enables or disables the channel B
output signal.
0 = Enable
1 = Disable
Channel B Low Disable. Enables or disables the channel B
output signal.
0 = Enable
1 = Disable
Registers Reference
A-71