Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 892

Peripheral Registers
Table A-34. LSTATx Register Bit Descriptions (RO)
Bit Name
0 (ROC) LTRQ
1 (ROC) LRRQ
2 (ROC) DMACH_IRPT
3 (ROC) LPIT
4 (ROC) EXTTXFR_DONE
6–5 FFST
7 LERR
8 LPBS
31–9 Reserved
Memory-to-Memory Registers
The following DMA related registers are used when performing inter-
nal-to-internal DMA through the MTM port.
DMA Control (MTMCTL Register)
The register
MTMCTL
64-bit data from one internal memory location to another.
A-66
www.BDTIC.com/ADI
Description
Link Port Transmit Request Status.
Link Port Receive Request Status.
DMA Channel Count Interrupt.
Link Port Invalid Transmit Interrupt.
External Transfer Done Interrupt.
Link Buffer Status.
00 = empty, 01 = reserved, 10 = one word, 11 = full
(Cleared when the Link Port is disabled)
Link Buffer Receive Pack Error Status.
0 = Packing complete
1 = Packing incomplete
Link Port Bus Status (Transmitter). To safely disable
linkport transmit operation first poll the FFST bit and
second the LPBS bit.
0 = Bus is idle
1 = Bus busy
(Figure A-30) allows programs to transfer blocks of
ADSP-214xx SHARC Processor Hardware Reference