Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 561

ratios, two SRCs may have differences in their ratios from 0 to 4
period counts. The (
SRCx_FS_OP
the filter length of the SRC, which corresponds directly with the group
delay. Thus, the magnitude in the phase difference depends upon the res-
olution of the
SRCx_FS_OP
resolution of the counters, the smaller the phase difference error.
Serial Data Ports
The serial data ports provide the interface through which data is trans-
ferred into and out of the SRC modules.
The SRC has a 3-wire interface for the serial input and output ports that
supports left-justified, I
modes. Additionally, the serial interfaces support TDM mode for
daisy-chaining multiple SRCs to a processor. The serial output data is
dithered down to 20, 18, or 16 bits when 20-, 18-, or 16-bit output data
is selected.
The SRC converts the data from the serial input port to the sample rate of
the serial output port. The sample rate at the serial input port can be asyn-
chronous with respect to the output sample rate of the output serial port.
Operating Modes
The SRC can operate in TDM, I
bypass modes. The serial ports of the processor can be used for moving the
SRC data to/from the internal memory.
2
In I S, left-justified and right-justified modes, the SRCs operate individu-
ally. The serial data provided in the input port is converted to the sample
rate of the output port.
formats.
ADSP-214xx SHARC Processor Hardware Reference
www.BDTIC.com/ADI
Asynchronous Sample Rate Converter
SRCx_FS_OP
and
SRCx_FS_IP
2
S, and right-justified (16-, 18-, 20-, 24-bit)
2
S, left-justified, right-justified, and
Figure 12-3 shows the timing in the various
)/( ) ratio adjusts
SRCx_FS_IP
counters. The greater the
12-9