Analog Devices SHARC ADSP-214 Series Hardware Reference Manual page 962

Table of Contents

Advertisement

DAI Signal Routing Unit Registers
Table A-78. Group D Sources – Pin Signal Assignments (Cont'd)
Selection Code
0100111 (0x27)
0101000 (0x28)
0101001 (0x29)
0101010 (0x2A)
0101011 (0x2B)
0101100 (0x2C)
0101101 (0x2D)
0101110 (0x2E)
0101111 (0x2F)
0110000 (0x30)
0110001 (0x31)
0110100 (0x34)
0110101 (0x35)
0110110 (0x36)
0110111 (0x37)
0111000 (0x38)
0111001 (0x39)
0111010 (0x3A)
0111011 (0x3B)
0111100 (0x3C)
0111101 (0x3D)
0111110 (0x3E)
0111111 (0x3F)
1000000 (0x40)
1000001 (0x41)
1000010 (0x42)
A-136
www.BDTIC.com/ADI
Source Signal
SPORT1_FS_O
SPORT2_FS_O
SPORT3_FS_O
SPORT4_FS_O
SPORT5_FS_O
SPORT6_DA_O
SPORT6_DB_O
SPORT7_DA_O
SPORT7_DB_O
PDAP_STRB_O
DIT_BLKSTART_O
SPORT6_CLK_O
SPORT7_CLK_O
SPORT6_FS_O
SPORT7_FS_O
PCG_CLKA_O
PCG_CLKB_O
PCG_FSA_O
PCG_FSB_O
Reserved
SRC0_DAT_OP_O
SRC1_DAT_OP_O
SRC2_DAT_OP_O
SRC3_DAT_OP_O
DIR_DAT_O
DIR_FS_O
ADSP-214xx SHARC Processor Hardware Reference
Description (Source Selection)
SPORT 1 Frame Sync
SPORT 2 Frame Sync
SPORT 3 Frame Sync
SPORT 4 Frame Sync
SPORT 5 Frame Sync
SPORT 6A Data
SPORT 6B Data
SPORT 7A Data
SPORT 7B Data
PDAP Data Transfer Request Strobe
S/PDIF TX Block Start Output
SPORT 6 Clock
SPORT 7 Clock
SPORT 6 Frame Sync
SPORT 7 Frame Sync
Precision Clock A
Precision Clock B
Precision Frame Sync A
Precision Frame Sync B
SRC0 Data Output
SRC1 Data Output
SRC2 Data Output
SRC3 Data Output
SPDIF_RX Data Output
SPDIF_RX Frame Sync Output

Advertisement

Table of Contents
loading

Table of Contents